

PATENT APPLICATION

Docket No.: D386

Inventor(s): Rajendra Kumar and Tien M. Nguyen

Title: Polyphase Channelization System

SPECIFICATION

Statement of Government Interest

The invention was made with Government support under contract No. F04701-00-C-0009 by the Department of the Air Force. The Government has certain rights in the invention.

Field of the Invention

The invention relates to the field of communication systems. More particularly, the present invention relates using parallel low speed analog to digital converters in combination with polyphase channelization for processing of wideband signals in communication systems.

///

Background of the Invention

The present and future generations of satellites need to operate with small earth terminals as with mobile vehicle or hand held terminals. Such satellites need to be user oriented in that the user terminal needs to be relatively less complex and have small power, weight and low cost requirements. Such communications systems may be realized at the cost of increasing the complexity of the space borne equipment and central earth stations. An example of such a communication system includes an uplink that uses frequency division multiple access (FDMA) signaling with low cost and complexity terminals while the downlink uses time division multiple access (TDMA) signaling to maximize the satellite radiated power without intermodulation noise. In such communication systems, the small earth terminals do not need the capability of transmitting at very high burst rate and stringent satellite frame synchronization capabilities necessary for TDMA transmitter. The feasibility of mixed mode multiple accessing techniques require efficient means of translation between the two formats of multiple access signaling. Although analog designs can be readily realized, implementation considerations as to size, weight, cost, flexibility, and direct digital processing are expected to achieve higher performance. Digital processing can also fully exploit advances in VLSI and ASIC technologies to achieve improved performance. In wideband satellite systems, various digital signal processing methods are required by the satellite payload. Various methods of conventional digital

1 signal processing include polyphase filtering, Fast Fourier
2 Transform (FFT) filtering, Discrete Fourier Transform (DFT)
3 filtering, frequency domain filtering, multistage bank
4 filtering, and tree filter bank filtering methods. Prior
5 digital signaling processing methods are available for
6 translation and channelization using analytical digital signal
7 processing methods.

8
9 In broadband satellites having nominal bandwidths in GHz
10 regimes, major limitations are inherent in analog to digital
11 (A/D) conversion of the received broadband signal. Such A/D
12 conversion needs to operate at least at a rate equal to two
13 times the received signal bandwidth. This high-speed conversion
14 rate imposes limitations on the ability of A/D converters
15 operating at such high speeds as well as increasing power
16 requirements and costs. In such situation, an analog filter
17 bank may be required to first split the signal into several
18 signals of smaller bandwidth and then digitally process each
19 individual split signal. Such a hybrid analog and digital
20 structure suffers from the disadvantages of the analog
21 processing in terms of weight and power requirements of the
22 analog filters and lacks the advantages of completely digital
23 processing.

24
25 Present day technology involves such processing on board
26 the satellite. An example of such a communication system uses
27 messaging service signals communicated through satellites. In
28 such a communication system, a forward link takes messages from

1 an earth station to the satellite that retransmits to mobile
2 devices through spot beams. The return link begins at the
3 mobile devices up to the satellite and then terminates at an
4 earth station. In such a communication system, the types of
5 transmitter and receivers in the forward and reverse links are
6 different. Thus, optimum uplink and downlink designs to and
7 from the mobile devices and the earth station are different.

8
9 In one proposed communication system, the uplink uses FDMA
10 signaling with low cost and low complexity terminals while the
11 downlink uses TDMA signaling to maximize the satellite radiated
12 power without intermodulation noise. In such a communication
13 system, the small earth terminals do not need the capability of
14 transmitting at very high burst rates nor with stringent
15 satellite frame synchronization capabilities necessary for the
16 TDMA transmitters. In another proposed communication system,
17 the uplink is based on random access processing while the
18 downlink uses TDMA. In terms of modulation, all such
19 communication systems make use of digital techniques with
20 inherent advantages in terms of power efficiency, flexibility,
21 error correction and detection, coding, and encryption. The
22 feasibility of mixed mode multiple accessing signaling methods
23 require efficient means of signaling translation between the
24 two formats of multiple access signaling. Such a signaling
25 translation may involve conversion of an FDMA signal into a
26 TDMA multiplexed signal that is then processed through a
27 digital switch to various TDMA carriers being transmitted over
28 the spot beams. Such signaling translations are also useful for

1 switching FDMA carriers to different spot beams without
2 requiring arrays of analog bandpass filters and converters. The
3 FDMA to TDMA signaling translations involve digital
4 channelization and switching of multiplexed channels. Digital
5 channelization uses a digital channelizer that employs
6 conventional digital processing methods. A digital channelizer
7 separates and downconverts incoming multiple signals such as
8 FDMA signals into multiple baseband signals for digital
9 processing or for transmission over a downlink in another
10 signaling format such as TDMA.

11
12 The analytical signal processing method is a conventional
13 digital channelization processing method that processes
14 multiplexed channels and utilizes analytical signal properties
15 to reduce the channelizer complexity. The analytical signal
16 processing method allows for relaxed filter specifications of
17 the digital channelizer for reducing implementation complexity.
18 In analytical signal processing systems, the high rate sampled
19 FDMA signal $S(f)$ with N_c number of multiplexed channels, after
20 analog down conversion of the received signal to IF range, is
21 first filtered by an analytic complex band pass filter $\bar{H}_i(fT_u)$
22 where $\bar{H}_i(fT_u)$ is a frequency translated version of a prototype
23 low pass filter $\bar{H}(fT_u)$ defined by a $\bar{H}_i(fT_u)$ equation.

$$\bar{H}_i(fT_u) = \bar{H}\left[\left(f - \left(i + \frac{1}{2}\right)w\right)T_u\right]; i = 0, 1, \dots, (N_c - 1)$$

In the $\bar{H}_i(fT_u)$ equation, T_u is the input signal sampling period and w denotes the bandwidth of any one of the multiplexed channels with equal bandwidth. The filter output is decimated by N_c in the decimator following the filter. The output of the decimator is filtered by a complex low pass analytical filter with a frequency response $\bar{G}_i(fT_d)$ to yield the channelized signal in analytical form. The analytical filter is $\bar{G}_i(f_d')$ where $f_d' = fT_d$ and has the frequency response defined by an $\bar{G}_i(f_d')$ equation.

$$\bar{G}_i(f_d') = \begin{cases} 1; & 0 < f_d' < 0.5 \\ 0; & -0.5 < f_d' < 0 \end{cases}$$

From the Nyquist sampling theorem, the decimator output spectrum Y is related to the input X by an $Y_i(f_d')$ equation.

$$Y_i(f_d') = \frac{1}{N_c} \sum_{j=0}^{N_c-1} X_i(f_d' - j) ; f_d' = fT_d ; T_d = N_c T_u$$

To eliminate any aliasing due to $j \neq 0$ terms in the $Y_i(f_d')$ equation, the transition band for filter $\bar{H}_i(fT_u)$ should be limited to a bandwidth w on either side of the passband because the images of the spectrum $X_i(f_d')$ are separated by $f_d' = 1$ or in terms of frequency f by $2w$ Hz and thus the transition band effects only the spectrum intervening the images of the desired spectrum, which is filtered by $\bar{G}_i(f_d')$.

Thus, the channel signal can be recovered with no aliasing error even though filter $\bar{H}_i(fT_u)$ has a transition band of w Hz on either side. The transition band however, makes the design of the filter easier. The output $\bar{U}(fT_d)$ is in analytic form. To obtain the corresponding real valued signal, one obtains the complex-conjugate part of the spectrum $\bar{U}(fT_d)$. Representing analytic functions \bar{H}_i and \bar{G}_i as a sum of the respective conjugate symmetric parts H_i and G_i and anti symmetric parts H_i' G_i' , the equivalent implementation of the analytic signal approach can be derived. In this equivalent implementation, the signal $S(fT_u)$ is first filtered by two filter branches. The first branch consists of a cascade of $H_i(fT_u)$, a decimator by N_c and filter $G_i(fT_u)$. The second branch consists of a cascade of $H_i'(fT_u)$, decimator by N_c , and filter $G_i'(fT_u)$. The outputs of the two branches is summed and multiplied by $(-1)^{in}$ to yield the desired channelized signal. The operation of multiplying by $(-1)^{in}$ where n denotes discrete time index and i is the channel number in time domain corresponds to frequency shift of w and is required for odd channels. For even channels (i even) $(-1)^{in} \equiv 1$ and no additional operation is involved.

In terms of computational complexity, the number of multiplications M_{AS} required per input channel per second is given by the following M_{AS} and K equations.

$$M_{AS} = KW^2 \frac{w(N_c + 4) - 2B(N_c + 2)}{(w - B)(w - 2B)}$$

$$\kappa = -\frac{2}{3} \log [5\delta_1\delta_2]$$

In the K equation, δ_1 and δ_2 denote the specified in-band and out-of-band ripple respectively, and B denotes the filtering bandwidth of the channelizer. The filtering bandwidth in general is smaller than w to allow for guard bands.

In a direct implementation of the polyphase digital Fourier transform (PDFT) approach for an analyzer synthesizer model, the input signal $x(n)$ is demodulated by the exponential function $e^{-j\omega_k n}$, low pass filtered by the filter $h(n)$ providing a resulting signal that is down sampled by a factor M. The synthesizer model interpolates all the channel signals back to the high sampling rate, filters the signal by filter $f(n)$ to remove the imaging components, and modulates the resulting signal by complex exponential function $e^{j\omega_k n}$ to translate the resulting signal back to frequency ω_k . The output of the synthesizer is the sum of the K channel output signals.

$$\hat{x}(n) = \sum_{k=0}^{K-1} \hat{x}_k(n)$$

The polyphase realization of the DFT filter bank is based on the polyphase implementation of the decimators and interpolators. Such a realization is relatively simple for the

case of critically sampled filter banks wherein $M=K$. In this case the number of independent channels N_c is also equal to K . Designs for other choices of M and K are relatively more complex. In the case of $M=K$, the center frequencies of the K frequency bands are given by an ω_k equation.

$$\omega_k = \frac{2\pi k}{K} ; k = 0, 1, \dots, K-1 ; K = M$$

The analyzer synthesizer model can be shown to be equivalent to the integer band model where, in the analyzer, the input signal $x(n)$ is filtered by a bandpass filter of impulse response $h_k(n)$, the output of which is decimated by M to provide $x_k(m)$. In the synthesizer, the input channel signal $\hat{x}_k(m)$ is first interpolated by M and the resulting signal is bandpass filtered with filter of impulse response $f_k(n)$ to provide $x_k(m)$. Sum of all the $x_k(m)$, $k=1, 2, \dots, K$ then provides the synthesizer output.

The filter impulse response functions $h_k(n)$ are given by $h_k(n)$ equations.

$$h_k(n) = h(n)W_K^{kn} ; W_K = e^{j2\pi / K} = W_M ; f_k(n) = f(n)W_K^{kn}$$

1 An $X_k(m)$ equation follows from the $h_k(n)$ equations.

$$X_k(m) = \sum_{n=-\infty}^{\infty} h(n) W_M^{kn} x(mM - n)$$

2
3
4
5
6
7 With change of variables $n = rM-i$, the $x_k(m)$ equation can
8 be rewritten as alternative $X_k(m)$ equations.

$$X_k(m) = \sum_{i=0}^{M-1} \sum_{r=-\infty}^{\infty} \bar{p}_i(r) W_M^{-ki} x_i(m - r) = \sum_{i=0}^{M-1} W_M^{-ki} [\bar{p}_i(m) \otimes x_i(m)]$$

9
10
11
12
13
14 In the $X_k(m)$ equation, \otimes denotes convolution, and $\bar{p}_i(m)$ is
15 the impulse response of the i^{th} polyphase branch given in terms
16 of $h(n)$ as $\bar{p}_i(m) = h(mM-i)$ for $i=0, 1$, through $M-1$, and branch
17 input signals $x_i(m)$ are given as $x_i(m) = x(mM+i)$.

18
19 The alternative $X_k(m)$ equations lead to the polyphase DFT
20 filter bank structure. This structure comprises a commutator
21 that demultiplexes the input signal into $K=M$ signals $x_i(m)$, each
22 of which is filtered by its corresponding polyphase filter
23 $\bar{p}_i(m)$. The outputs of the K filters are processed by a K point
24 FFT processor whose outputs comprise the samples of the K
25 channel signals.

1 Similarly the polyphase DFT filter bank synthesis
2 structure is derived whose polyphase filters have impulse
3 response given by a $q_i(m)$ equation.

$$q_i(m) = f(mM + i) ; i = 0, 1, \dots, M - 1$$

4
5
6
7
8 The polyphase implementation has the advantage of reducing
9 the computational requirements by order K compared to direct
10 form. In terms of polyphase branch filter design there are two
11 broad categories of design, including finite impulse response
12 (FIR) and infinite impulse response (IIR) filters. The FIR
13 filters can be designed on the basis of windows using Hamming,
14 Hanning, or Kaiser techniques, optimal equiripple linear phase
15 design based on Chebyshev approximation and a multi-exchange
16 Remez algorithm, half band filters that further reduce the
17 computational requirements, and filter designs based on direct
18 optimization of a criterion function. The IIR filter can be
19 designed as in the classical approach or may be based on a
20 transformation wherein the denominator is a polynomial in z^M and
21 thereby exploits the interpolator and decimator structure to
22 minimize the computational requirements.

23
24
25
26 The polyphase implementation effectively allows sharing
27 one lowpass filter among all the channels with the help of FFT
28

transform. The total number of real multiplications required per second per channel is found by an M_{PDFT} equation.

$$M_{PDFT} = 2W \left[\frac{\left[\frac{2}{3} \log[1 / (10\delta_1\delta_2)] \right]}{(W - 2B)} + 4 \log_2(N_C) \right]$$

The frequency domain filtering (FDF) method is based on the use of FFT techniques in the filtering operation. In time domain, the filtering operation consists of discrete convolution of the sampled input signal with the filter impulse response. Equivalently the result can be obtained by multiplying the Fourier transform of the input signal with filter frequency response and taking the inverse transform of the result. This is the basis of FDF techniques. Even though this approach may seem to be more indirect compared to direct convolution used in FIR filter implementation, this can be made computationally more efficient by using FFT technique in computing the fast Fourier transform (FFT) and inverse fast Fourier transform (IFFT). However, the application of FFT results in a circular convolution of the input signal segment and the filter impulse response instead of the desired linear convolution. This problem is overcome by an appropriate modification of the straightforward FFT approach. Two such modification techniques, the overlap-save sectioning and the overlap-add sectioning, are well known. Modification techniques

1 use Q to denote the filter impulse response length and N be the
2 sequence length selected for the FFT operation, where N is
3 greater than Q . The term N can of course be selected in an
4 optimal manner so as to minimize the overall computational
5 complexity.

6
7 In the overlap-save section method, the incoming signal is
8 segmented into sections of length N such that the adjacent
9 sections have an overlap of $(Q-1)$ samples. Each such section is
10 circularly convolved with the filter response also of length N
11 after padding with zeros, using FFT approach. The first $(Q-1)$
12 samples of the result are discarded for each section and the
13 truncated sections are concatenated to yield the desired linear
14 convolution. In the overlap-add sectioning method, the input
15 signal is segmented into disjoint sections of length $N-Q$. Each
16 section is augmented by a sequence of zeros of length Q to
17 yield a sequence of length N , which is circularly convolved
18 with the augmented filter impulse response using FFT
19 techniques. The resulting sequences are aligned in such a
20 manner that there is an overlap of length Q between the
21 successive sequences. During the period of no overlap,
22 individual sequences then provide the desired response. During
23 the periods of overlap, the two overlapping sequences are added
24 to yield the desired output. Both the overlap-save sectioning
25 and overlap-add sectioning methods provide the desired linear
26 convolution.

A specific channelization scheme is known as an FDF channelization scheme that uses an overlap-save approach. An example of a specific channelization scheme uses a 50% overlap, that is, $N=2Q$. The FDF channelization scheme considers an FDMA signal of 6.0 MHz bandwidth consisting of 300 channels of 20.0 KHz bandwidth each. Simulations in the frequency domain indicate that each channel must have at least sixteen samples points corresponding to a resolution of 1.25 KHz. Thus, for the complete band, at least 4800 points are required. Rounding up to the nearest power of two, an FFT size of 8192 was selected. In terms of N_c , the length for FFT operation is $N \cong 16N_c$. The number of multiplications for an FFT or IFFT of size is given by $N \log_2 N$. For the implementation requiring only one IFFT, the number of multiplications is equal to $2N[\log_2 N + 4]$. For real time operation, the operations must be performed in $(NT_s/2)$ sec, where T_s is the sampling period of the FDMA signal and the factor 2 accounts for 50% overlap. Therefore the number of multiplications per second is given by an M_{DFF} equation.

$$M_{DFF} = 4f_s \log_2[16N_c + 4]$$

In the MDFF equation, $f_s=1/T_s$ is the sampling rate selected equal to 10.24 MHz. In practice the number of IFFTs will be determined by the number of outputs of the digital transplexer that may be connected to different spot beams in the satellite communication applications. For example, when there are twelve beams analyzed, the number of operations given by the M_{DFF} equation is roughly multiplied by the number of the outputs.

1 The multistage (MS) approach provides a means of
 2 channelization using successive stages of half-bank filters.
 3 Therefore, this technique is appropriate only when $N_C = 2^L$ where
 4 L denotes the number of stages of filtering and decimating.
 5 This method provides moderate flexibility and computational
 6 efficiency, but the efficiency decreases as the number of
 7 channels decreases. The total number of real multiplications
 8 required per second per channel is found to be in an M_{MS}
 9 equation.

$$M_{MS} = \left[\left(\frac{N_F + 1}{2} + 1 \right) \left(\log_2 N_C - \frac{1}{2} \right) + N_G \right] 2w$$

12
 13
 14
 15
 16 In the M_{MS} equation, N_F denotes the number of coefficients
 17 of the half band filters, N_G is the number of coefficients of
 18 the last filter of the tree, and w and N_C are defined
 19 previously.

20
 21 The communication of broadband signals require A/D
 22 converters operating at a very high rate imposing limitations
 23 in terms of availability and power requirements. The A/D
 24 conversion is a major limitation in extending DSP applications
 25 to higher and higher bandwidth signals. A flash type of A/D
 26 conversion may be required for conventional implementation. In
 27 a given state of A/D conversion technology, there are severe
 28 restrictions in terms of availability, the cost and power

1 requirements versus the required sampling rate, and A/D
2 conversion accuracy measured in terms of the number of bits per
3 sample. Thus for a wide band signal, in conventional
4 implementation, the A/D converter may not be available, may not
5 have the required number of bits, or may require excessive
6 power, or may be exceedingly expensive.

7
8 In wideband systems, the channelization may be performed
9 in a number of hierarchical stages and in principle different
10 stages may apply different channelization techniques including
11 both digital and analog as hybrid techniques to obtain the most
12 flexible and optimum overall architecture. For example, when
13 the total band is 500.0 MHz, the band may be divided first into
14 six channels each with an 80.0 MHz bandwidth. This stage may be
15 implemented using surface wave acoustic SAW filters or one of
16 the digital techniques. The second stage channelizer may
17 divide the 80.0 MHz band in to four bands of 20.0 MHz band
18 each. This stage may be implemented by the polyphase FFT
19 approach or the analytical approach. The third stage is used to
20 separate signals with bandwidth ranging from 64.0 KHz to 10.0
21 MHz. A frequency domain filtering approach using pipeline FFT
22 architecture or a multistage tree approach may be used for this
23 stage. There are many possible variations for such a multistage
24 hybrid channelizer.

25
26 Digital TV receivers with polyphase analog-to-digital
27 conversion of baseband symbol coding is taught by Limberg in US
28 Patent 5,852,477. Limberg teaches the use of multiple, that is

parallel, analog-to-digital converters (ADC) for filtering a single baseband channel in the digital TV receiver. The signal comprises several time-interleaved data streams. In the present disclosure, use of parallel ADCs is taught for the purpose of separating many (N) channels with different carrier frequencies in a FDM format. In most direct digital implementation, the composite signal is first sampled at a high rate of at least two times the bandwidth of composite signals followed by a bank of bandpass filters centered around the incoming channel carrier frequencies. This procedure is referred to as channelization. Limberg does not teach a channelizer procedure. The signal at the input to the bank of ADCs is a real baseband signal. In the channelizer application, the signal is either a complex baseband signal or a complex IF signal obtained by a complex mixer, the latter is preferably used in this application instead of an alternative Hilbert transform approach for implementation simplicity for achieving a complex IF analytic signal. An analytic signal is one where the spectrum of the analytic signal is zero for negative frequencies. Limberg does not teach such frequency separation and downconversion. Limberg teaches the use of multiple filters for filtering of several (M) time multiplexed data streams in the same channel. However, the polyphase filters each have same number of filter coefficients as in a length of the original filter. Thus the amount of hardware is M times the hardware required for a direct implementation of a single filter. Moreover, the outputs of the filters are not combined as a polyphase channelizer. Hence, there is no FFT processor as is

1 required for combining the polyphase filters outputs. Limberg
2 does not teach polyphase channelization. These and other
3 disadvantages are solved or reduced using the invention.

4

5

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28

///

Summary of the Invention

An object of the invention is to provide to process wideband communication signals using low speed analog digital converters.

Another object of the invention is to provide a polyphase channelization communication system using low speed analog digital converters connected in parallel to effectively provide high speed processing of wideband signals.

The present invention is directed to a communication system for wideband signal processing through parallel analog to digital converters (ADCs) in combination with polyphase channelization. The ADCs can be low speed ADCs operating in parallel to provide effective high speed analog to digital (A/D) conversion. The polyphase channelization enables the use of the low speed ADCs. The polyphase channelization is perfected by a polyphase channelizer includes a complex mixer for downconversion of the input wideband signal into baseband quadrature signals that are fed into the parallel A/D converters having a plurality of converter channelized outputs. The converter channelized outputs are fed into a bank of polyphase filters and a fast Fourier transform (FFT) processor that provides a plurality of channelized digital outputs. The wideband input signal is downconverted into a quadrature signal and converted into digital form for processing by the filter bank and FFT processor. The FFT processor combines polyphase

1 filter outputs so as to produce digital output signals for the
2 communication input channels at different carrier frequencies
3 separated and downconverted to baseband. The digital output
4 signals have a zero center frequency. When the wideband
5 composite signal input is over a complex baseband or IF,
6 individual channels have different center frequencies. Thus,
7 the polyphase channelizer performs both functions of the
8 frequency downconversion and separation. In the polyphase
9 filtering, the task of filtering is divided into smaller tasks
10 performed by individual filters. Thus, the filter length and
11 hence computational task performed by individual polyphase
12 filters is only $1/N$ of the filter length in direct
13 implementation of a single bandpass filter. In addition, the
14 same polyphase filters are shared by all the channels to reduce
15 the computational task by approximately by a factor of N . The
16 polyphase channelizer offers channelized baseband digital
17 processing of wideband signals using low speed ADCs for reduced
18 power consumption.

19
20 The invention is preferably applicable to satellite
21 communication systems using digital signal processing of
22 broadband or wideband signals. The satellite communication
23 systems may have an uplink microwave signal that may be, for
24 example, in the X band or Ka Band of the radio frequency
25 spectrum that is received by the satellite antenna. Such an
26 antenna may be, for example, of a reflector type or a phased-
27 array antenna. Further the antenna may be a global coverage or
28 a spot beam antenna. The parallel architecture using polyphase

1 channelizer in combination with several parallel A/D converters
2 operates at an order of magnitude lower in speeds to
3 effectively provide a high-speed A/D conversion. These and
4 other advantages will become more apparent from the following
5 detailed description of the preferred embodiment.

6

7

8

9

10

11

12

13

14

15

16

17

18

19

20

21

22

23

24

25

26

27

28 ///

Brief Description of the Drawings

Figure 1 is a block diagram of polyphase channelizer.

Figure 2 is a polyphase clock timing diagram.

///

Detailed Description of the Preferred Embodiment

An embodiment of the invention is described with reference to the figures using reference designations as shown in the figures. Referring to Figure 1, a communication antenna, not shown, receives a wideband or broadband signal 10 that is processed through a complex mixer 12, a parallel analog-to-digital (A/D) converter 14, a polyphase filter bank 16, and a fast Fourier transform processor 18, for providing channelized digital signal outputs 20. The wideband signal may be received through a low noise amplifier, not shown, that amplifies the received wideband signal to an appropriate power level. The received wideband signal is typically communicated to a receiver, not shown, providing a wideband signal input 10. The receiver may include conventional RF bandpass filters and RF amplifier, not shown, for further amplification, as is well known. The receiver may further downconvert the received radio frequency (RF) wideband signal into the wideband signal input 10 at an intermediate frequency (IF).

The wideband signal input 10 is communicated to a complex mixer 12 that functions as a complex downconverter. The complex mixer 12 includes a power divider 24, a local oscillator 30, an inphase mixer 28, a quadrature mixer 26 and a $\pi/2$ phase shifter 32. The wideband signal input 10 is communicated to the power divider 24 that splits the wideband signal input 10 into a first divider output signal and a second divider output signals respectively fed to the mixers 28 and 26. Each of the first and

second divider output signals has a power level that is half of the power level of the wideband signal input 10. The first divider output of the power divider 24 is an input to the quadrature mixer 26, and the second divider output of the power divider 24 is an input to the inphase mixer 28. The local oscillator 30 provides a local oscillator signal that is communicated to the inphase mixer 28 for downconverting the first divider output signal into an IF or baseband inphase signal. The local oscillator signal from the local oscillator 30 is also communicated to the phase shifter 32 for quadrature phase shifting of the local oscillator 30 for downconversion of the second divider output signal by quadrature mixer 26 providing an IF or baseband quadrature signal. The quadrature mixer 28 receives local oscillator signal through the $\pi/2$ phase shifter 32 for quadrature downconversion. The $\pi/2$ phase shifter 32 generates the quadrature phase local oscillator demodulation signal by introducing a 90 degree, that is $\pi/2$ radians, phase shift in the local oscillator demodulation signal.

The inphase signal and the quadrature signal respectively from the mixers 28 and 26 have a center frequency f_{IF} that is smaller than the center frequency F_{WB} of the wideband signal input 10. The local oscillator 30 provides the local oscillator signal having a frequency f_{LO} that is the difference between center frequency f_{WB} and f_{IF} . In a specific case where f_{WB} and f_{IF} are equal, the inphase and quadrature outputs respectively from the mixers 28 and 26 will be at baseband, and not at an IF. The inphase signal from the output of mixer 28 and the

1 quadrature signal at the output of mixer 26 respectively form
2 the real and imaginary parts of a complex signal as an analytic
3 signal. Hence, the outputs of mixers 28 and 26 together provide
4 an analytic complex signal. An analytic complex signal is a
5 signal having a spectrum that is zero for negative frequencies.
6 Alternatively, the analytical signal may also be obtained using
7 Hilbert transforms where the quadrature signal is obtained at
8 the output of a Hilbert transform filter filtering the inphase
9 signal output of mixer 28.

10
11 The inphase and quadrature signals at the output of
12 complex mixer 12 are fed into samplers 34a, 34b, through 34m of
13 the parallel A/D Converters 14. The number of samplers 34 is
14 equal to the number of communication channels in the wideband
15 signal input 10. Most often, the number of samplers 34a through
16 34m is equal to the number of input signals superimposed within
17 the wideband signal input 10. However, more generally, the
18 number of samplers 34a through 34m may be an integer
19 submultiple of the number of communication channels. Such may
20 be the case, for example, when the channelization is performed
21 in more than one stage. The signal channelization can be
22 equivalently performed in more than one stage, though shown for
23 convenience to be in one stage, in a tree channelization
24 configuration wherein the channelized digital signal outputs
25 48a, 48b, through 48m are in turn input to baseband
26 channelizers, not shown. Each of such baseband channelizer
27 would replicate filter banks 16 and FFT processors 18. For
28 convenience, the number of samplers 34a through 34m is taken to

1 be equal to the number of input channels N in the wideband
2 signal 10. In the preferred form, only a single stage polyphase
3 channelizer is used having one filter band 16 and one of the
4 FFT processors 18.

5
6 Each of the samplers 34a through 34m simultaneously
7 samples two input signals that are respectively the inphase
8 signal and the quadrature signal from the complex mixer 12. For
9 the first sampler 34a, the sampling instances are provided by
10 the signal CK1 at the output of polyphase clock generator 14.
11 The frequency of clock CK1 is equal to the required sampling
12 frequency for the wideband signal input 10 divided by $2N$. The
13 required sampling frequency for the wideband signals is
14 dictated by the Nyquist criteria and must be at least two times
15 the bandwidth of the wideband signal. In practice, the sampling
16 rate may be two to three times the signal bandwidth. The
17 process of sampling results in producing replicas of the
18 analytic signal at input of the samplers 34a, 34b, through 34m.
19 The replica signals are separated from the analytic signal by
20 multiples of the sampling frequency f_s . The sampling frequency
21 f_s is selected so that one of the replica signals is centered
22 about the zero frequency. The center frequency of any one
23 replica signal of a channel is at zero frequency with f_s at
24 least two times the wideband input signal bandwidth. The rate
25 of clock CK1 is equal to f_s divided by N . The first sampled
26 signal output at the sampler 34a output is digitized by the
27 analog-to-digital converter 36a which produces at its output
28 the first digital signal. The analytic signal is sampled in the

1 sampler 34b by sampling clock CK2 generated by the polyphase
2 clock generator 38 to generate a second sampled signal at the
3 sampler 34b output. The second sampled signal is input to an
4 analog-to-digital converter 36b, which creates the second
5 digital signal at its output. In this manner, the cascade of
6 sampler 34c and analog-to-digital converter 36c with clock
7 signal CK3 from the polyphase clock generator generates a third
8 digital signal, and so on in a likewise manner with the Nth
9 digital signal generated at the output of converter 36m by the
10 cascade of sampler 34m and analog-to-digital converter 36m with
11 clock input CKm generated by the polyphase clock generator 38.
12 For simplicity of description, the sampler and A/D converter is
13 shown as separate units, however, depending upon specific
14 integrated circuit chips used for implementation, the two
15 functions may be performed by a single chip. Similarly specific
16 details in terms of serial or parallel nature of bits at the
17 A/D converter output will depend on the specific chips used.
18 The outputs of the A/D converters may be bit serial. Otherwise
19 a parallel-to-serial converter is added at the outputs of each
20 of the A/D converters 36a, 36b, through 36m. The outputs of the
21 parallel-to-serial converters are then input to polyphase
22 filters 42a, 42b, through 42m respectively.

23
24 The digital outputs of the analog to digital converters
25 36a, 36b, through and 36m are input to the polyphase filters
26 42a, 42b, through and 42m respectively. The design methodology
27 of the polyphase filters is well known in the art. In the
28 design methodology, first a prototype filter is designed to

operate at a sampling rate of f_s with a bandwidth equal to one half of the bandwidth of one of the channels in the input wideband signal 10. The exact filter characteristics in terms of the pass band, transition band and stop band characteristics are dependent upon the actual channelizer application and are part of user defined specifications. Using conventional digital filter approaches, a digital design of a low pass filter is obtained. Such a filter may be either a finite impulse response (FIR) or an infinite impulse response (IIR) filter. Both FIR and IIR filters have some relative advantages and disadvantages. However, an FIR filter is usually preferred due to inherent linear phase characteristics without filter instability. The FIR filter design is characterized by an inherent impulse response sequence $\{h_k\}$. The length M of this sequence and the actual values of the coefficients h_k are based on the filter specifications and the specific FIR filter design used. Following the FIR approach in the preferred form, the polyphase filters 42a, 42b, ..., and 42m are also FIR with impulse response sequences being equal to the appropriate subsequences of $\{h_k\}$. More specifically, when M is an integer multiple of N , that is, when $M=KN$ where K is some integer, then each of the polyphase filters have a length K . More specifically, the impulse response sequence of the polyphase filter 42a, denoted $\{u_1(0), u_1(1), \text{through } u_1(K-1)\}$, is given by $\{h_0, h_N, h_{2N}, \text{through and } h_{(K-1)N}\}$. The coefficients of the polyphase filter 42b denoted $\{u_2(0), u_2(1), \text{through and } u_2(K-1)\}$ is given by $\{h_{N-1}, h_{2N-1}, h_{3N-1}, \text{through and } h_{(KN-1)}\}$. In a likewise manner, the coefficients of all of the polyphase filters 42c, 42d,

1 through 42m are obtained from the FIR filter response $\{h_k\}$ for
2 staggered filtering with the response of filter 42m denoted by
3 $\{u_{N-1}(0), u_{N-1}(1), \text{through and } u_{N-1}(K-1)\}$ and is given by $\{h_1,$
4 $h_{N+1}, h_{2N+1}, \text{through } h_{(K-1)N+1}\}$. When the number of coefficients
5 M in the FIR filter response $\{h_k\}$ is not exactly equal to an
6 integer multiple of N , a required number of zeros are appended
7 to the response to make M equal to the nearest integer multiple
8 of K to obtain the impulse response of the polyphase filters.

9
10 The polyphase bank filtered outputs at the outputs of the
11 polyphase filters 42a, 42b, through and 42m are inputs to a FFT
12 processor 18 that computes the N point Fast Fourier transform
13 of the N inputs once every $(f_s/N)^{-1}$ second, that is, at the rate
14 f_s/N that is the sampling rate required for individual channels
15 present in the wideband input signal 10 and produces N outputs
16 48a, 48b, through 48m every $T_L = T_H/N$ second, where $T_H = 1/f_s$ is the
17 sampling period corresponding to the fast sampling rate f_s and
18 T_L is the period for the slow sampling rate f_s/N corresponding
19 to the sampling rate required for the individual channels. The
20 outputs 48a, 48b, through 48m constitute the sampled and
21 digitized versions of the N channels present in the wideband
22 input signal 10. The channelizer thus effectively bandpass
23 filters the N channel signals with different and adjacent
24 center frequencies within the wideband input signal 10 band,
25 downconverts them to the complex baseband form and converts
26 them into digital form. This is achieved in the invention,
27 without operating any digital unit including the analog-to-
28 digital conversion at the fast sampling rate and with the

1 filtering hardware requirements essentially equal to those
2 required for filtering a single channel. The channelizer
3 outputs 48a, 48b, through 48m can then be inputted to various
4 units for processing depending upon the channelizer
5 applications. For example, the channelizer outputs 48a through
6 48m, may be switched to the inputs of upconverters
7 corresponding to different downlink beams on board the
8 satellite or may be input to digital data detectors in
9 regenerative type satellites.

10
11 Referring to Figures 1 and 2, a timing diagram for the
12 polyphase clocks is generated by the polyphase clock generator
13 38 for the case of $N=4$. The polyphase generator is driven by
14 the clock signal CK with its period T_H equal to $1/f_s$. The term
15 T_{HS} denotes the duration available for the purpose of sampling
16 with $T_H - T_{HS}$ available for A/D conversion if a conventional
17 approach were used. In the preferred form, the clock CK is not
18 used directly in the channelizer, rather the clock CK generates
19 phase-staggered clocks CK1, CK2, through CKN each of a
20 frequency f_s/N . Thus, the period available for sampling and A/D
21 conversion process is increased to $T_L = NT_H$ where $T_L \gg T_H$ and where
22 $N \gg 1$. Thus, each of the A/D converters can be relatively slow
23 and inexpensive. The channelizer including the A/D converters
24 may be built on a single chip.

25
26
27 The parallel architecture of the high speed A/D converter
28 is adapted to receive in complex form the input broadband

signal using a set of N parallel sampling circuits whose
 sampling instances are provided by polyphase clocks CK_1 ,
 CK_2, \dots, CK_N . The polyphase clock signals may be generated for the
 case where $N=4$ as shown in Figure 2. The period T_H denotes the
 high rate sampling clock and T_{HS} denotes the sampling time
 required by the sampler. The sampler and A/D converter may be
 on a single chip. In this case, the ratio T_{HS}/T_H denotes the
 duty cycle of the clock. In the high rate A/D conversion, the
 available analog to digital conversion time is $T_H - T_{HS}$. Usually,
 T_{HS} is much less than T_H . The sampling operation involves
 switching of an analog gate and charging a capacitor through
 this gate after which the capacitor holds the sample value
 during the A/D conversion process that involves sequential
 processing. In the parallel architecture, the available time
 for sampling is $T_{LS} = T_H$ with $T_L - T_H$ time available for A/D
 conversion where $T_L = NT_H$ is the total time available for sampling
 and A/D conversion. The sampling is a fast process and can be
 performed in period T_H when $T_H \gg T_{HS}$. However, the A/D
 conversion time is now extended to $T_L - T_H = (N-1)T_H$. Thus, by
 increasing the value of N , this T_H period can be enlarged to a
 desired value. The buffers at the A/D converter outputs hold
 the binary word representing the sampled value for the T_L
 duration. At the end of the T_L interval, the digital multiplexer
 reads out the buffers sequentially to the converter outputs
 with the i^{th} buffer selected during the interval determined by
 the corresponding clock CK_i , where $i=1, 2$, through N . As the
 digital multiplexer merely uses digital gating operations, the
 digital multiplexer can operate at high speeds without limiting

1 the speed of operation of the overall circuit. In many
2 applications, the digital signal may be split into M streams
3 using a digital demultiplexer. In such cases, both multiplexer
4 and demultiplexer are eliminated when N is selected to equal M
5 and considerably simplified when N is selected not equal to M
6 using the digital channelizer. The polyphase channelizer can be
7 integrated with a parallel A/D converter architecture. The
8 wideband RF signals are received by the channelizer after being
9 downconverted to an intermediate frequency f_{IF} . The intermediate
10 frequency f_{IF} signals are an input to the integrated polyphase
11 FFT channelizer. The signal is an input to the complex mixer
12 having an output that is an analytic complex valued bandpass
13 signal at the selected IF frequency f_{IF} and bandwidth B_{IF} . This
14 analytic signal is sampled at a rate $f_s = 1/T_s$ higher than $2B_{IF}$.
15 The rate f_s may be an integer submultiple of f_{IF} . The sampled
16 analytic signal is then A/D converted to yield the desired
17 complex valued baseband signal in digital form. Such a baseband
18 signal is then demultiplexed into M channels that are
19 individually filtered by digital polyphase filters with impulse
20 responses $u_1(m)$, $u_2(m)$, through $u_M(m)$ respectively. Integrating
21 the sampling and filtering with the parallel A/D conversion
22 enables parallel low speed A/D conversion. Hence, the IF signal
23 is the input to M low speed A/D converters having converter
24 outputs that are inputs to the respective polyphase digital
25 filters also operating at a low rate. The polyphase filter
26 outputs are then processed by the FFT processor. The FFT
27 processor computes FFT transforms. The FFT processor outputs
28 are the desired complex baseband signals having real and

1 imaginary parts that are the real and imaginary parts of the
2 desired baseband channel signals. Hence, the polyphase
3 channelizer architecture uses low rate A/D conversion for
4 processing high rate digital signals.

5
6 The invention enables a parallel architecture of low speed
7 A/D converters to create a high speed A/D converter. For
8 example, ten A/D converters operating at 200.0 MHz each can be
9 combined to provide an effective 2.0 GHz converter for
10 increasing the frequency range over which A/D conversion can be
11 performed by orders of magnitude. The architecture can be
12 modular and incorporated in a chip set or a single chip with
13 polyphase and FFT architecture providing an efficient
14 translator and channelizer for wideband signals. Those skilled
15 in the art can make enhancements, improvements, and
16 modifications to the invention, and these enhancements,
17 improvements, and modifications may nonetheless fall within the
18 spirit and scope of the following claims.

19
20
21
22
23
24
25
26
27
28 ///